TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# TC74ACT139P, TC74ACT139F, TC74ACT139FN, TC74ACT139FT

### DUAL 2-TO-4 LINE DECODER

The TC74ACT139 is an advanced high speed CMOS 2 to 4 LINE DECODER fabricated with silicon gate and double layer metal wiring C2MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

The active low enable input can be used for gating or it can be used as a data input for demultiplexing applications.

When the enable input is held "H", all four outputs are fixed at a high logic level independent of the other inputs.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

#### FEATURES:

- High Speed······ $t_{pd}$  = 5.5ns(typ.) at  $V_{CC}$  = 5V
- Low Power Dissipation ············ $I_{CC} = 8\mu A(Max.)$  at Ta = 25°C
- Compatible with TTL outputs  $\cdots V_{IL} = 0.8V$  (Max.)


 $V_{1H} = 2.0V \text{ (Min.)}$ 

• Symmetrical Output Impedance... | I<sub>OH</sub> | = I<sub>OL</sub> = 24mA(Min.)


Capability of driving  $50\Omega$  transmission lines.

- Balanced Propagation Delays ····· t<sub>DLH</sub> ≃ t<sub>DHL</sub>
- Pin and Function Compatible with 74F139


# (Note) The JEDEC SOP (FN) is not available in Japan.



#### PIN ASSIGNMENT



#### IEC LOGIC SYMBOL




### TRUTH TABLE

INP	C	DUT							
ENABLE	SELECT		<b>∀</b> 0	√ 1	<b>∀</b> 2	⊽ 2	SELECTED OUTPUT		
G	В	Α		YI	1 2	13	OUTFUT		
Н	Х	Х	Н	Н	Н	Н	NONE		
L	L	L	L	Н	Н	Н	₹0		
L	L	Н	Н	L	Н	Н	₹1		
L	Н	L	Η	Н	L	Н	₹2		
L	Ι	Н	Ι	Н	Ι	٦	₹3		

.....

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

#### SYSTEM DIAGRAM



### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	$V_{cc}$	-0.5~7.0	٧
DC Input Voltage	VIN	$-0.5 \sim V_{CC} + 0.5$	٧
DC Output Voltage	V <sub>OUT</sub>	-0.5~V <sub>CC</sub> +0.5	V
Input Diode Current	I <sub>1K</sub>	± 20	mΑ
Output Diode Current	I <sub>OK</sub>	± 50	mA
DC Output Current	I <sub>OUT</sub>	± 50	mΑ
DC V <sub>cc</sub> /Ground Current	I <sub>cc</sub>	± 200	mA
Power Dissipation	P <sub>D</sub>	500 (DIP)* /180 (SOP/TSSOP)	mW
Storage Temperature	T <sub>stg</sub>	<b>−65~150</b>	°C

<sup>\*500</sup>mW in the range of Ta = -40°C~65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C should be applied up to 300mW.

#### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V <sub>CC</sub>	4.5~5.5	V
Input Voltage	V <sub>IN</sub>	0~V <sub>cc</sub>	V
Output Voltage	V <sub>OUT</sub>	0~V <sub>CC</sub>	٧
Operating Temperature	Topr	<b>−40~85</b>	°C
Input Rise and Fall Time	dt/dV	0~10	ns / V

The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

#### DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		V <sub>CC</sub>	Ta = 25°C			Ta = −40~85°C		UNIT
PARAIVIETER	STIVIBUL			35	MIN.	TYP.	MAX.	MIN.	MAX.	UNIT
High - Level Input Voltage	V <sub>IH</sub>			4.5 5.5	2.0	1	_	2.0	_	V
Low - Level Input Voltage	VIL			4.5 5.5	1	1	8.0	_	0.8	V
High - Level Output Voltage	V <sub>OH</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -50 \mu A$ $I_{OH} = -24 m A$ $I_{OH} = -75 m A^*$	4.5 4.5 5.5	4.4 3.94 —	4.5 — —		4.4 3.80 3.85	_ _ _	٧
Low - Level Output Voltage	V <sub>OL</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 50 \mu A$ $I_{OL} = 24 m A$ $I_{OL} = 75 m A*$	4.5 4.5 5.5	111	0.0 - -	0.1 0.36 —	111	0.1 0.44 1.65	V
Input Leakage Current	I <sub>I N</sub>	$V_{IN} = V_{CC}$ or GND		5.5	ı	1	± 0.1	-	± 1.0	
Quiescent Supply Current	I <sub>cc</sub>	$V_{IN} = V_{CC}$ or GND		5.5		_	8.0	Ė	80.0	$\mu$ A
	I <sub>C</sub>	PER INPUT : V <sub>IN</sub> = 3.4V OTHER INPUT : V <sub>CC</sub> or GND		5.5	-	_	1.35	_	1.5	mA

<sup>\* :</sup> This spec indicates the capability of driving  $50\Omega$  transmission lines. One output should be tested at a time for a 10ms maximum duration.

# AC ELECTRICAL CHARACTERISTICS ( $C_L$ = 50pF, $R_L$ = 500 $\Omega$ , input $t_r$ = $t_f$ = 3ns )

PARAMETER	SYMBOL	TEST CONDITION		Ta = 25°C			$Ta = -40 \sim 85^{\circ}C$		UNIT
TANAMILILIN	STIVIBOL		V <sub>CC</sub> (V)	MIN.	TYP.	MAX.	MIN.	MAX.	CIVII
Propagation Delay Time (A, $B-\overline{Y}$ )	t <sub>pLH</sub> t <sub>pHL</sub>		5.0 ± 0.5	_	6.2	9.2	1.0	10.5	
Propagation Delay Time $(\overline{G}-\overline{Y})$	t <sub>pLH</sub> t <sub>pHL</sub>		5.0 ± 0.5	_	6.3	9.6	1.0	11.0	ns
Input Capacitance	C <sub>IN</sub>			_	5	10	_	10	рF
Power Dissipation Capacitance	C <sub>PD</sub> (1)			_	51	_	_	_	рΓ


Note (1) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC (opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2 \text{ (per Decoder)}$$


# DIP 16PIN OUTLINE DRAWING (DIP16-P-300-2.54A)

Unit in mm




# SOP 16PIN (200mil BODY) OUTLINE DRAWING (SOP16-P-300-1.27)

Unit in mm



# SOP 16PIN (150mil BODY) OUTLINE DRAWING (SOL16-P-150 -1.27)

Unit in mm



# TSSOP 16PIN OUTLINE DRAWING (TSSOP16-P-0044-0.65)

Unit in mm

